August 2000

5.5 mA



LM6118/LM6218 **Fast Settling Dual Operational Amplifiers General Description Features**

LM6118/LM6218 The are monolithic fast-settling unity-gain-compensated dual operational amplifiers with ±20 mA output drive capability. The PNP input stage has a typical bias current of 200 nA, and the operating supply voltage is ±5V to ±20V.

These dual op amps use slew enhancement with special mirror circuitry to achieve fast response and high gain with low total supply current.

The amplifiers are built on a junction-isolated VIP™ (Vertically Integrated PNP) process which produces fast PNP's that complement the standard NPN's.


	Typical
Low offset voltage:	0.2 mV
0.01% settling time:	400 ns
Slew rate $A_v = -1$:	140 V/µs
Slew rate $A_v = +1$:	75 V/µs
Gain bandwidth:	17 MHz

- Total supply current:
- Output drives 50Ω load (±1V)


Applications


- D/A converters
- Fast integrators
- Active filters

Connection Diagrams and Order Information




Top View Order Number LM6218WM, LM6218WMX See NS Package Number M14B





Order Number LM6118J/883 or LM6218N See NS Package Number N08E, J08A

Typical Applications



Single ended input to differential output $A_V = 10, BW = 3.2 MHz$ 40 V_{PP} Response = 1.4 MHz $V_S = \pm 15V$

> Wide-Band, Fast-Settling 40 V_{PP} Amplifier

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Total Supply Voltage	42V
Input Voltage	(Note 2)
Differential Input Current (Note 3)	±10 mA
Output Current (Note 4)	Internally Limited
Power Dissipation (Note 5)	500 mW
ESD Tolerance	

(C = 100 pF, R = 1.5 kΩ)	±2 kV
Junction Temperature	150°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering, 10 sec.)	300°C

Operating Temp. Range

LM6118	–55°C to +125°C
LM6218	–40°C to +85°C

Electrical Characteristics

 \pm 5V \leq V_S \leq \pm 20V, V_{CM} = 0V, V_{OUT} = 0V, I_{OUT} = 0A, unless otherwise specified. Limits with standard type face are for T_J = 25°C, and **Bold Face Type** are for **Temperature Extremes.**

Parameter	Conditions	Тур 25°С	LM6118 Limits	LM6218 Limits	Units
			(Note 6)	(Note 6)	
Input Offset Voltage	$V_{s} = \pm 15V$	0.2	1	3	mV (max)
			2	4	
	$V-+3V \leq V_{CM} \leq V+-3.5V$	0.3	1.5	3.5	mV (max)
			2.5	4.5	
Input Offset Current	$V-+3V \le V_{CM} \le V+-3.5V$	20	50	100	nA (max)
			250	200	
Input Bias Current	$V-+3V \le V_{CM} \le V+-3.5V$	200	350	500	nA (max)
			950	1250	
Input Common Mode	$V - + 3V \le V_{CM} \le V + - 3.5V$	100	90	80	dB (min)
Rejection Ratio	$V_{S} = \pm 20V$		85	75	
Positive Power Supply	V- = -15V	100	90	80	dB (min)
Rejection Ratio	$5V \le V + \le 20V$		85	75	
Negative Power Supply	V+ = 15V	100	90	80	dB (min)
Rejection Ratio	$-20V \le V- \le -5V$		85	75	
Large Signal	$V_{out} = \pm 15V$ $R_L = 10k$	500	150	100	V/mV (mir
Voltage Gain	$V_{s} = \pm 20V$		100	70	
	$V_{out} = \pm 10V$ $R_L = 500$	200	50	40	V/mV (mir
	$V_{\rm S} = \pm 15V$ (±20 mA)		30	25	
V _O Output Voltage	Supply = $\pm 20V$ R _L = 10k	17.3	±17	±17	V (min)
Swing					
Total Supply Current	$V_{s} = \pm 15V$	5.5	7	7	mA (max)
			7.5	7.5	
Output Current Limit	$V_{s} = \pm 15V$, Pulsed	65	100	100	mA (max
Slew Rate, $Av = -1$	$V_{S} = \pm 15V, V_{out} = \pm 10V$	140	100	100	V/µs (min
	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$		50	50	
Slew Rate, Av = +1	$V_{S} = \pm 15V, V_{out} = \pm 10V$	75	50	50	V/µs (min
	$R_{S} = R_{f} = 2k, C_{f} = 10 \text{ pF}$		30	30	
Gain-Bandwidth Product	$V_{\rm S} = \pm 15 V, f_{\rm o} = 200 \text{ kHz}$	17	14	13	MHz (min
0.01% Settling Time	$\Delta V_{out} = 10V, V_{S} = \pm 15V,$				ns
$A_V = -1$	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$	400			
Input Capacitance	Inverter	5			pF
	Follower	3			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Input voltage range is $(V^+ - 1V)$ to (V^-) .

Note 3: The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.

Electrical Characteristics (Continued)


Note 4: Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.


Note 5: Devices must be derated using a thermal resistance of 90°C/W for the N and WM packages.

Note 6: Limits are guaranteed by testing or correlation.


Typical Performance Characteristics

Input Bias Current







Common Mode Limits




Power Supply Rejection



Common Mode Rejection



Frequency Response High Frequency



Typical Performance Characteristics (Continued)

٧_S = ±15V

٧_S = ±5V


100

150

DS010254-31


50


TEMPERATURE (°C)



0

Unity Gain Bandwidth vs Output Load







16


14

12


10 -50













Output Saturation




www.national.com

Typical Performance Characteristics (Continued)


Output Current Limit





250 200 SLEW RATE (V/ μ s) Av 150

Slew Rate




 $V_{S} = \pm 15V$


V_{OUT}

 $= \pm 10V$


Inverter Settling Time



Follower Settling Time




Typical Stability Range




LM6118/LM6218

Typical Performance Characteristics (Continued)







Settling Time, Vs = ±15V



Step Response, Av = +1, Vs = ±15V



Step Response, Av = -1, $Vs = \pm 15V$



DS010254-9

Application Information

General

The LM6118/LM6218 are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.

Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1 μ F low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

Power Dissipation

These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N package with large areas of copper on the pc board is recommended.

Amplifier Shut Down

If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V– pin. This will reduce the power supply current by approximately 25%.

Capacitive Loading


Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.


To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with

Application Information (Continued)


 $50\Omega.$ Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.

Voltage Follower










Settling time to 0.01%, 10V Step

For $C_L = 1000 \text{ pF}$, settling time $\approx 1500 \text{ ns}$

For $C_L = 300 \text{ pF}$, settling time $\approx 500 \text{ ns}$



Examples of unity gain connections for a voltage follower, Inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1–C1 time constants and capacitive loads will have an effect on settling times.


Input Bias Current Compensation

Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.

Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.


Application Information (Continued)

LM6118/LM6218




Application Information (Continued)

Constant-Voltage Crossover Network With 12 dB/Octave Slope



Bilateral Current Source




 $V_{S} = \pm 15 V, -10 \leq V_{IN} \leq 10 V$

 $\frac{I_{OUT}}{V_{IN}} = \frac{R4}{R2 R6} = \frac{1 mA}{1V}$

Output dynamic range = $10V - R6 |I_{OUT}|$ R_L = 500Ω , small signal BW = 6 MHzLarge signal response = 800 kHz


$$C_{out} \text{ equiv.} = \frac{R2 + R4}{2\pi f_0 R2 R6} = 32 \text{ pF} (f_0 = 15 \text{ MHz})$$


Coaxial Cable Driver




Small signal (200 mV_{p-p}) BW \approx 5 MHz

Application Information (Continued) Instrumentation Amplifier 150 MHz Gain-Bandwidth Amplifier R1 R2 R3 R4 R3 R5 10k 1k 10k 2k 2k 1k M ₹R2 222 R4 Ş 10 pF 220 220 1 Г 1/2LM62 1/2LM621 1/2LM621 ′ουτ C1 1/2 LM62 ουτ VIN R1 220 $R_L > 600$ 2 R5 -1k DS010254-20 INPUT $A_V = 100, V_S = \pm 15V,$ DS010254-18 Small signal BW ≈ 1.5 MHz A_V = 10, V_S = ±15V, All resistors 0.01% Large signal BW (20 V_{p-p}) \approx 800 kHz Small signal and large signal (20 $V_{\text{P-P}})$ B.W. $\approx 800 \text{ kHz}$ **Schematic Diagram** 1/2 LM6118 (Op Amp A) v R1 6.9k **₹**^{R2} 6.5k **₹**R3 **6**.9k ≷ Q22 **₹**85 850 Q23 Q20 Q18 024 BIAS(A) Q21 019 BIAS Q25 Q7 Q8 SHUTDOWN(A) R6 ₹^{R6} Q30 Q6 04 Q36 Q3 Q5 Q26 **\$**^{R7} 10 ν Q28 R9 OUTPUT INPUT(-) Q2 01 w 10 **≷**R8 Q29 Q32 12 027 Q31 Q33 C1 5 pF Q34 INPUT(+) Q11 Q35 R10 190 Ş R13 6k Q9 Q10 Q15 Q13 Q14 R11 R1: v -. DS010254-21







- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com
 National Semiconductor Europe

 Pax: 1-800-737-7018 Email: support@nsc.com
 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 www.national.com
 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.